



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,219	12/19/2000	Takeshi Shimoyama	1341.1075 (JDH)	8512
21171	7590	08/28/2007	EXAMINER	
STAAS & HALSEY LLP			CHEN, SHIN HON	
SUITE 700			ART UNIT	
1201 NEW YORK AVENUE, N.W.			PAPER NUMBER	
WASHINGTON, DC 20005			2131	
			MAIL DATE	
			DELIVERY MODE	
			08/28/2007	
			PAPER	

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

**Office Action Summary**

Application No.

09/739,219

Applicant(s)

SHIMOYAMA, TAKESHI

Examiner

Shin-Hon Chen

Art Unit

2131

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 6/21/07.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-17 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-17 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 19 December 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application  
6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

1. Claims 1-17 have been examined.

#### *Claim Rejections - 35 USC § 103*

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-4, 6-11, 13-15, 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Preneel et al. "Recent developments in the design of conventional cryptographic algorithms" (hereinafter Preneel) in view of Saijo U.S. Pat. No. 6501840 (hereinafter Saijo).

4. As per claim 1, 8, 15, and 16, Preneel discloses a cipher designing apparatus for designing cipher logic of a cipher device that effects cipher or decryption per block by using an F-function for converting input bits to output bits by means of a plurality of S-boxes (Preneel: pages 113-114 section 4.2), said cipher designing apparatus comprising:

- a. A selecting unit which selects of said plurality of S-boxes based on a memory capacity of a high-speed referable memory provided to said cipher device (Preneel: pages 113-114 section 4.2).
- b. A S-box generating unit which generates a plurality of S-boxes each having the characteristics selected by said selecting unit (Preneel: pages 113-114 section 4.2).

Art Unit: 2131

Preneel does not explicitly disclose selecting an input and output bit number of said plurality of S-boxes and generating a plurality of S-boxes each having the input and output bit number.

However, Saijo discloses selecting input and output bit number and selecting block cipher algorithms based on the minimum input and output numbers and entire input and output number, said selecting including determining an optimal combination of input and output bit numbers of each of the S-boxes for usage memory capacity of said memory (Saijo: abstract and column 2 line 55 – column 4 line 42: calculate the data size to determine the processing type and algorithm type; column 9 lines 18-63: divide the data according to a unit size suitable for efficient use of memory areas... the output data size judgment unit calculates a data processing unit size of input data according to the specified data processing unit size... the input data unit receives the calculated size and divides content according to the calculated size for efficiency). It would have been obvious to one having ordinary skill in the art to combine the teachings of Saijo within the system of Preneel because it allows cryptographic functions to perform in a most efficient and secure way based on hardware limitations.

5. As per claim 2 and 9, Preneel as modified discloses the cipher designing apparatus according to claim 1. Preneel as modified further comprising a F-function generating unit which generates an F-function having said plurality of S-boxes generated by said S-box generating unit (Preneel: pages 113-114 section 4.2). S-boxes are Feistel structure algorithms as well known in the art.

Art Unit: 2131

6. As per claim 3 and 10, Preneel as modified discloses the cipher designing apparatus according to claim 1. Preneel as modified further discloses wherein said selecting unit selects the input and output bit number of each S-box in such a manner that a sum of sizes of said plurality of S-boxes becomes largest within a memory capacity of a primary cache memory installed in a processor provided to said cipher device (Preneel: pages 113-114 section 4.2 and pages 117-118 section 6: the S-boxes should fit in the fast cache memory).

7. As per claim 4 and 11, Preneel as modified discloses the cipher designing apparatus according to claim 3. Preneel as modified further disclose wherein said selecting unit includes:

- a. An input unit which inputs an entire input and output bit number of said block and the memory capacity of said primary cache memory (Preneel: pages 113-114 section 4.2 and pages 117-121 section 6);
- b. A tentative decision unit which tentatively decides an input and output number of each S-box by generating an input and output number of each S-box by dividing the entire input and output bit number of said block inputted from said input unit and allocating a remainder to the input and output number of an arbitrary S-box (Saijo: column 2 line 55 - column 4 line 42; Preneel: pages 113-114 section 4.2); and
- c. A combining unit which combines the input and output numbers of the S-box tentatively decided by said tentative decision unit within the memory (Saijo: column 2 line 55 - column 4 line 42).

Preneel as modified does not explicitly disclose outputting the input and output number into capacity of said primary cache memory. However, Preneel as modified discloses output the bit

Art Unit: 2131

numbers into data storage. Therefore, it would have been a design choice to modify the reference to include outputting the bid number to primary cache memory.

8. As per claim 6 and 13, Preneel as modified discloses the cipher designing apparatus according to claim 4, Preneel as modified further discloses said combining unit completes combining of the input and output numbers based on a final value determined by the entire input and output bit number of said block and the memory capacity of said primary cache memory (Saijo: abstract and column 2 line 55 – column 4 line 42). Although Saijo does not explicitly disclose outputting the memory capacity of said primary cache memory. However, it would be inherent to know the cache memory capacity to try to fit the S-boxes in the fast cache memory (Preneel: pages 113-114 section 4.2).

9. As per claim 7 and 14, Preneel as modified discloses the cipher designing apparatus according to claim 4, Preneel as modified further discloses padding the remainder and process them. Therefore, Preneel as modified further disclose wherein said tentative decision unit tentatively decides the input and output number of each S-box by allocating said remainder, if there is any, to the input and output numbers of the S-boxes that are placed apart at remotest positions (Saijo: column 2 lines 15-39). It is well known in the art to pad a block at the end or remotest positions.

10. As per claim 17, claim 17 encompasses the same scope as claim 1. Therefore, claim 17 is rejected based on the reason set forth above in rejecting claim 1.

11. Claims 5 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Preneel in view of Saijo and further in view of Luyster U.S. Pat. No. 6182216 (hereinafter Luyster).

12. As per claim 5 and 12, Preneel as modified discloses the cipher designing apparatus according to claim 1. Preneel as modified further discloses deciding the best block size for certain algorithms (Saijo: column 9 lines 1-62). Preneel as modified does not explicitly disclose a smallest input and output number specifying unit which specifies a smallest value of the input and output number of said plurality of S-boxes. However, Luyster discloses that limitation (Luyster: column 16 lines 38-65). It would have been obvious to one having ordinary skill in the art to combine the teachings of Luyster within the combination of Preneel-Saijo because it is well known in the art that size affects the efficiency and security of a cryptographic process and a minimum bound is required to maintain satisfactory performance.

#### ***Response to Arguments***

Applicant's arguments filed on 6/21/07 have been fully considered but they are not persuasive.

Regarding applicant's remarks, applicant argues that present invention is different from prior art in that the claimed invention enables use of the S-box having the largest size within the memory capacity of the primary cache memory, even when the largest size usable within the memory capacity is continuing to change while in operation and the claimed invention dynamically decides the numbers based on the size of the usable memory in the cache memory. However, the examiner found no limitation as described above in the claims. Therefore, the

Art Unit: 2131

examiner has interpreted the claims in broadest sense to reject pending claims as explained above in 103 rejection.

***Conclusion***

1. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shin-Hon Chen whose telephone number is (571) 272-3789. The examiner can normally be reached on Monday through Friday 8:30am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.




Art Unit: 2131

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shin-Hon Chen  
Examiner  
Art Unit 2131

SC

  
**AYAZ SHEIKH**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2100**